

The ARM Architecture

EEL 4745C: Microprocessor Applications II

Fall 2022

Md Jahidul Islam

July 10, 2022



The ARM Way: Background

⇒ ARM the company vs ARM the processor

- A brief history of ARM: [Part I](#), [Part II](#)
- Founded in 1990 as Advanced RISC Machines Ltd
 - Joint venture of Acorn Computers, Apple and VLSI Tech
 - TI and Nokia got onboard in early days
- Fabless company
 - Licenses design to other parties
 - AMD, Apple, NXP, Qualcomm, Samsung, TI
 - Loving the new M1 chips from Apple? See [this video!](#)
- See [this talk](#) from Dave Jaggard himself.




The ARM Way: RISC Features

⇒ RISC (Reduced Instruction Set Computer) vs CISC:

- RISC emphasizes on software with
 - Small number of standardised instructions
 - Single clock-cycle instructions
 - Highly pipelined, makes heavy use of RAM
- Why the fuzz?
 - Low power, compact, and low cost
 - No fan, no heat sinks
- Perfect choice for custom RTOS (Real-time OS)
 - Mobile devices, IoT devices
 - Robotics!


CISC	RISC
● Emphasis on hardware	● Emphasis on software
● Multiple instruction sizes and formats	● Instructions of same set with few formats
● Less registers	● Uses more registers
● More addressing modes	● Fewer addressing modes
● Extensive use of microprogramming	● Complexity in compiler
● Instructions take a varying amount of cycle time	● Instructions take one cycle time
● Pipelining is difficult	● Pipelining is easy

The Big Picture




<i>Regular OS</i>	<i>Real-time OS</i>
Complex	Simple
Best effort	Guaranteed response
Fairness	Strict timing constraints
Average bandwidth	Minimum and maximum limits
Unknown components	Known components
Unpredictable behavior	Predictable behavior
Plug and play	Upgradable

OS is the software packages that manages all resources and hw-sw communication



Major components of a processor: CU, BIU, ALU, and Registers

Arm Family of Processors



⇒ Cortex-A series (Application)

- High performance processors capable of full OS support
- Smartphones, digital TV, smart books

⇒ Cortex-R series (Real-time)

- High performance and reliability for real-time applications
- Automotive braking system, powertrains

⇒ Cortex-M series (Microcontroller)

- Cost-sensitive solutions for deterministic applications
- Microcontrollers, smart sensors

Arm Family of Processors



⇒ ARM Architecture

- ** Describes the details of instruction set, memory map, and programming model**
- ** See the Architecture Reference Manual**


⇒ ARM Processor

- ** Developed using one of the architectures**
- ** With platform-specific implementation**
- ** See the Technical Reference Manual**


Arm Cortex-M Features

⇒ Cortex-M series: M0, M3, M4, M7, M22, M23

- Low cost, low power
- Fast interrupt response
- Inter-process communication
- **Energy-efficiency**
 - lower energy cost, longer battery life
- **Smaller code (Thumb mode instructions)**
 - Lower silicon costs
- **Ease of use**
 - Faster software development and reuse
 - Embedded and robotics applications



Arm Cortex-M Core Comparison




Cortex-M	Thumb	Thumb-2	HW MPY	HW DIV	Saturated math	DSP-extensions	FPU	ARM architecture
Cortex-M0	Most	Subset	1 or 32 cycle	No	No	No	No	ARMv6-M Von Neumann
Cortex-M0+	Most	Subset	1 or 32 cycle	No	No	No	No	ARMv6-M Von Neumann
Cortex-M1	Most	Subset	3 or 33 cycle	No	No	No	No	ARMv6-M Von Neumann
Cortex-M3	Entire	Entire	1 cycle	2-12 cycles	Yes	No	No	ARMv7-M Harvard
Cortex-M4	Entire	Entire	1 cycle	2-12 cycles	Yes	Yes	Optional Yes for MSP432	ARMv7E-M Harvard

ARM Cortex-M4 Core

⇒ Implements ARMv7-M Architecture

- 32 bit RISC CPU with 16 integer registers
- Two instruction sets
 - ARM (Aarch32): 32 bit instructions, full access to register file
 - Thumb-2 (T32): 16 bit instructions, 12-cycle interrupt latency
- Optional Floating Point Unit (FPU)
- Two operating states
 - Privileged state: default state of CPU at reset
 - Non-privileged state: some instructions/memory N/A
- Two operating modes
 - Thread mode: standard mode (process stack / main stack)
 - Handler mode: interrupt (privileged mode, main stack)



Arm Cortex-M4 Instruction Architecture

Cortex-M4

M4: Adds DSP instructions, optional floating point unit (32.82 $\mu\text{W}/\text{MHz}$)

Cortex-M3

M3: Thumb and Thumb-2 instruction
single-cycle multiply (32 μ W/MHz)


Cortex-M0/M0+

M0: Optimized for size and power
(13 $\mu\text{W}/\text{MHz}$ dynamic power)

M0+: Lower power + shorter pipeline
(11 $\mu\text{W}/\text{MHz}$ dynamic power)




Memory Map: Tiva (TM4C123)



⇒ Memory and I/O


- 256K flash memory, 64K RAM
- 43 I/O, 64 pins



⇒ Memory-mapped architecture

- Single, flat address space
- Instruction fetches are half-word aligned (16 bit)
- All addresses are physical addresses
- Unaligned accesses may trigger a fault (no MMU)
- The ARM Architecture is bi-endian
- Cortex-M4 is configured as little-endian ([endianness](#))

Registers and EABI



⇒ EABI: Embedded Application Binary Interface

- Set of rules for register usage
- Important when combining C & Assembly code

⇒ Rules!


- Variable registers (**r4-r11**) are *callee* saved
- Scratch registers (**r0-r3**) are *caller* saved
 - Function arguments / returns
- Banked registers (**msp/psp**) must be accessed by special instructions
- Most Thumb2 instructions can only operate on lower half of register file (r0-r7)

Special Registers

Register	Name	Usage
IP (r12)	Intra-procedure call scratch register	Usage depends on tools and environment.
SP (r13)	Stack pointer	Points to bottom of stack <ul style="list-style-type: none"> MSP: used when CPU is in privileged state PSP: used when CPU is in non-privileged state
LR (r14)	Link Register	Points to subroutine return address
PC (r15)	Program Counter	Points to next instruction

⇒ PSR: Program Status Register

- APSR: Application PSR
- IPSR: Interrupt PSR
- EPSR: Execution PSR



Program Status Register (PSR)

	3 1	3 0	2 9	2 8	2 7	2 6	2 5	2 4	2 3	2 2	2 1	2 0	1 9	1 8	1 7	1 6	1 5	1 4	1 3	1 2	1 1	1 0	9	8	7	6	5	4	3	2	1	0
apsr	N	Z	C	V	Q								GE																			
ipsr	Reserved																					Vector number										
epsr	Reserved				ICT /IT		T	Reserved				ICT/IT				Reserved																

Bit	Description
N	Negative Flag
Z	Zero Flag
C	Carry Flag
V	Overflow Flag
Q	DSP overflow and Saturation Flag
GE	Greater than or Equals Flag

Program Status Register (PSR)

	3 1	3 0	2 9	2 8	2 7	2 6	2 5	2 4	2 3	2 2	2 1	2 0	1 9	1 8	1 7	1 6	1 5	1 4	1 3	1 2	1 1	1 0	9	8	7	6	5	4	3	2	1	0
apsr	N	Z	C	V	Q								GE																			
ipsr	Reserved																				Vector number											
epsr	Reserved				ICI /IT		T	Reserved					ICT/IT					Reserved														

Bit	Description
ICI	Interruptible-continuable instruction
IT	Execution state bits of the <code>it</code> instruction
T	Thumb state bit (must be preserved as 1)

Thumb-2: Address Mode

Address Mode	Mnemonic	Instruction	Equivalence
Immediate	MOV R0, #1	Data within the instruction	$R0 = 1$
Indexed	LDR R0, [R1]	Data pointed by register	$R0 = R1$
Indexed with offset	LDR R0, [R1, #4]	Data indexed by register + offset	$R0 = *(R1+4)$
PC-relative	BL Incr	Location is offset relative to PC	Jump to label
Register-list	PUSH {R1, LR, R4-R7}	List of registers	Stack operation

Thumb-2: Load/Store/Move

Mnemonic	Instruction	Equivalence
LDR Rd, [Rn]	Load 32-bit memory at [Rn] to Rd	$Rd = Rn$
STR Rt, [Rn]	Store Rt to 32-bit memory at [Rn]	$*Rn = Rt$
LDR Rd, [R1, #n]	Load 32-bit memory at [Rn+n] to Rd	$Rd = *(Rn+n)$
STR Rt, [Rn, #n]	Store Rt to 32-bit memory at [Rn+n]	$*(Rn+n) = Rt$
MOV Rd, Rn	Move the value of Rn to Rd register	$Rd = Rn$
MOV Rd, #imm12	#imm12 (12-bit constant) holds the value M	$Rd = M$ (32-bit)

Thumb-2: Basic Operations

Mnemonic	Instruction	Equivalence
ADD Rd, Rn, Rm	Standard addition operation	$Rd = Rn + Rm$
ADD Rd, Rn, #imm1	#imm12 (12-bit constant) holds the value M	$Rd = Rn + M$
SUB Rd, Rn, Rm	Standard subtraction operation	$Rd = Rn - Rm$
SUBS Rd, Rn, Rm	Subtraction operation + update status register	$Rd = Rn - Rm$
EOR Rd, Rn, Rm	Standard XOR (Exclusive OR) operation	$Rd = Rn \wedge Rm$

What does meant by this instruction?
EORS R1, R1, R1

*Explore these instructions: **ADC, SBC, AND, OR, LSL, LSR, MUL, CMP, BIC***

Thumb-2: Branching

Mnemonic	Instruction	Explanation
B label	Branch	Branch to label
BX Rm	Branch and exchange	Branch indirect to location specified by Rm
BL label	Branch and link	Branch to subroutine at label
CMP Rt, Rd BNE label	Compare Rt and Rd Branch if Not Equal	Branch if Rt==Rd

*Explore these instructions: **BE, BZ, BNZ***

Thumb-2: Conditioning

Mnemonic c	Instruction	Status of Flags
EQ	=	Z==1
NE	≠	Z==0
GE	≥	(Z==0) && (N==V)
GT	>	N==V
LE	≤	(Z==1) (N!=V)
LT	<	N!=V

What is the final value of **R0**?

MOV R0, #2

CMP R0, #3

ADDLT R0, R0, #1

What is the final value of **R2**?

MOVS R0, #1

MOVS R1, #1

MOVS R2, #1

SUB R1, R2


BNE Label

AND R2, R2, #0

Label:

B Label

Thumb-2: Stack Operations




⇒ FIFO: First In First Out

- **PUSH** 32-bit data: $SP = SP - 4$ then store
- **POP** 32-bit data: load then $SP = SP + 4$

⇒ PUSH/POP Multiple Registers



- **PUSH:** Registers are positioned in sorted order
- **POP:** values are loaded in sorted order



Lab1a: LED Interfacing & I2C

TI LP3943 LED Driver

Lab 1a: Interfacing LED Driver



⇒ **Bonus Point!**

+1

- *If you can dim the LEDs in any pattern!*

TI LP3943 LED Driver

⇒ Independently control 16 LEDs

⇒ Two Internal PWM controls


- Four led select registers (LSn)
- Two prescaler registers (PSCn)
- Two PWM registers (PWMn)
- Versatile duty-cycle control

⇒ I2C interface to MCU

⇒ Applications

- Digital cameras, indicator lamps
- GPIO expander in toys

⇒ More at <http://www.ti.com/lit/ds/symlink/lp3943.pdf>



LP3943 Configuration

- LED control on LSn registers

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
B1	B0	B1	B0	B1	B0	B1	B0
LED3		LED2		LED1		LED0	

The LS0 Register (address 0x06)

B1	B0	Configuration
0	0	Output is high impedance (LED is off)
0	1	Output set to ON state
1	0	Use PWM0/PSC0 for waveform
1	1	Use PWM1/PSC1 for waveform

LED output modes

- Duty Cycle control in $PWMn$

7	6	5	4	3	2	1	0
1	0	0	0	0	0	0	0

The PWM0 Register (address 0x03)

- Frequency control in $PSCn$

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0

The PSC0 Register (address 0x02)

⇒ $PWMn$ and $PSCn$ are integer registers: 8 bit PWM / 256 steps

⇒ Waveform period can range from 0.625 ms to 1.6 s; formula: $T = (PSCn + 1)/160$

LP3943 Configuration ++

- LEDs 0 to 7, 1 Hz, 25%
- LEDs 8 to 12, 5 Hz, 25%
- LEDs 13 to 15 off

7	6	5	4	3	2	1	0
1	0	0	1	1	1	1	1

PSC0 (0x02)

7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0

PWM0 (0x03)

7	6	5	4	3	2	1	0
0	0	0	1	1	1	1	1

PSC1 (0x04)

7	6	5	4	3	2	1	0
1	0	0	0	0	0	0	0

PWM1 (0x05)

7	6	5	4	3	2	1	0
1	0	1	0	1	0	1	0
LED3		LED2		LED1		LED0	

LS0 (0x06)

7	6	5	4	3	2	1	0
1	0	1	0	1	0	1	0
LED7		LED6		LED5		LED4	

LS1 (0x07)


7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1
LED11		LED10		LED9		LED8	

LS2 (0x08)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	1	1
LED15		LED14		LED13		LED12	

LS3 (0x09)


LED Driver Header



RGBLEDDriver.h

```
1  #ifndef RGBLEDDRIVER_H_
2  #define RGBLEDDRIVER_H_
3
4  #include <stdint.h>
5
6  uint32_t REGISTER_LEDS;
7  uint32_t LEDShiftTemp;
8
9  typedef enum device{
10     BLUE = 0,
11     GREEN = 1,
12     RED = 2
13 } uint_desig;
14
15 //Turn LEDs on or off
16 void LP3943_LedModeSet(uint32_t unit, uint16_t LED_DATA);
17
18 //Initializes the LEDs
19 void InitializeRGBLEDs();
20
21 // Turns LEDs off
22 void TurnOffLEDs(uint_desig color);
23
24 #endif /* RGBLEDDRIVER_H_ */
```

LED Driver Functions



```
22 void LP3943_LedModeSet(uint32_t color, uint16_t LED_DATA)
23 {
24     // Step 1: Set "SlaveAddress" for all colors
25     // Hint: use the SetSlaveAddress function
26
27     // Step 2: Convert LED_DATA
28
29     // Send out LS register address
30     StartTransmission(0x16);
31
32     // Step 3: Send out LED Data
33     // Hint: use the ContinueTransmission function
34
35     // End communication
36     EndTransmission();
37 }
38
39 void TurnOffLEDs(uint_desig color)
40 {
41     LP3943_LedModeSet(color, 0x0000);
42 }
43
44 void InitializeRGBLEDs()
45 {
46     // Step 1: initialize I2C
47
48     // Step 2: turn off LEDs (Red, Green, and Blue)
49 }
```

RGBLEDDriver.c

I2C (Inter-Integrated Circuit) Basics

⇒ Designed for low-cost, medium data rate applications.


- In Phillips Semiconductor, 1980s
- Characteristics:
 - Serial, byte-oriented, bi-directional
 - Multiple slave/master communication

⇒ I2C data link layer

- *Master* transmit/receive & *Slave* transmit
- Every device has an unique address
 - 7 bits in address
 - 8th bit of address signals read (1) or write (0)

⇒ I2C physical layer

- Serial data line (SDA) and serial clock line (SCL)
- Open collector/drain drivers (default state high)
- No global master for clock



I2C Data Format

⇒ Clock Synchronization


- Master generates its own clock on SCL
- Clock synchronization uses wired-AND

⇒ Bus Arbitration


- Master may start sending if bus free
- Sender listens while sending
- Test SDA while SCL high
- Transmit 1 and hear 0 on SDA

⇒ Data Transfer

- Send 8-bit byte (MSB first)
- Each byte followed by acknowledge bit
- Master releases SDA(high) during ack
- Slave must pull SDA low during ack



I2C In Tiva C



⇒ Bi-directional data transfer through a two-wire design

- Serial data line (SDA) and serial clock line (SCL)

⇒ Four I2C modes


- Master transmit, Master receive
- Slave transmit, Slave receive

⇒ Four transmission speeds

⇒ Related documentations

- Tiva tm4c123gh6pm datasheet
 - Chapter 16
- These blogs
 - [I2C basics](#)
 - [I2C in Tiva C series](#)

Enabling I2C Communication



⇒ Most functionalities are already implemented

- See in the Board Support Package
- I2C.h and I2C.c

⇒ Device-specific functions

- I2CDriver.c and I2CDriver.h
- You need to know how to initialize and use I2C communication given the backbone!
 - *Initialize I2C*
 - *Start transmission given data*
 - *Continue transmission given data*
 - *End transmission*

Enabling I2C Communication ++

I2CDriver.h

```
1  #ifndef I2CDRIVER_H_
2  #define I2CDRIVER_H_
3
4  // Initializes I2C module
5  void InitializeI2C(void);
6
7  // Set slave address
8  void SetSlaveAddress(uint16_t address);
9
10 // Start transmission
11 void StartTransmission(uint16_t data);
12
13 // Continue transmission
14 void ContinueTransmission(uint16_t data);
15
16 // End transmission
17 void EndTransmission(void);
18
19
20 #endif /* I2CDRIVER_H_ */
```



I2CDriver.c

```
10 void InitializeI2C(void)
11 {
12     // Initialize I2C communication
13     // Hint: enable peripheral/GPIO and initialize clock
14 }
15
16 void SetSlaveAddress(uint16_t address)
17 {
18     I2CMasterSlaveAddrSet(I2C0_BASE, address, false);
19     I2CSlaveInit(I2C0_BASE, address);
20 }
21
22 void StartTransmission(uint16_t data)
23 {
24     I2CMasterDataPut(I2C0_BASE, data);
25     I2CMasterControl(I2C0_BASE, I2C_MASTER_CMD_BURST_SEND_START);
26     while(!(I2CSlaveStatus(I2C0_BASE) & I2C_SLAVE_ACT_RREQ));
27     I2CSlaveDataGet(I2C0_BASE);
28     while(I2CMasterBusy(I2C0_BASE));
29 }
30
31 void ContinueTransmission(uint16_t data)
32 {
33     // Add the functionality for continueing data transmission
34     // Hint:
35     // - it should be very similar to the StartTransmission function
36     // - understand how StartTransmission works and adjust it!
37 }
38
39 void EndTransmission(void)
40 {
41     I2CMasterControl(I2C0_BASE, I2C_MASTER_CMD_BURST_SEND_STOP);
42 }
```

Lab1b: Linking Assembly Functions

Fischer's Checksum
In **C** and **Assembly**

Lab 1b: Linking Assembly Functions




Fletcher16 Checksum in C

```
57 uint16_t Fletcher16_C(uint8_t *data, uint8_t count){
58     uint16_t sum1 = 0;
59     uint16_t sum2 = 0;
60     uint16_t index = 0;
61     // main loop of Fletcher16
62     for(index = 0; index < count; ++index){
63         sum1 = (sum1 + data[index]) % 255;
64         sum2 = (sum2 + sum1) % 255;
65     }
66     return (sum2 << 8) | sum1;
67 }
```

⇒ MagicSq = {2, 7, 6, 9, 5, 1, 4, 3, 8}

⇒ Fletcher16_C (MagicSq, 9) = ?



data[i]	sum1	sum2
2	2	2
7	9	11
6	15	26
9	24	50
5	29	79
1	30	109
4	34	143
3	37	180
8	45	225

Return (225 << 8) || 45

= 57645

= (1 1 1 0 0 0 0 1 0 0 1 0 1 1 0 1)_b

Fletcher16 in Assembly

```
1 ;*****
2 ; fletcher16.s
3 ; @author:
4 ; Assembly implementation of fletcher checksum
5 ;*****/
6
7     .def fletcher16
8     .ref Modulus255
9
10    .thumb
11    .align 2
12    .text
13
14 fletcher16:
15     .asmfunc
16     ; Save state of registers to the stack
17     PUSH {R2 - R7} ; Only need to preserve registers 2-7, 7-12 not used
18     PUSH {LR}      ; Save link register state
19
20     MOV R7, R0      ; R0 contains the first parameter - pointer to the vector
21     MOV R4, R1      ; R1 contains the second parameter - size of the vector
22
23     ; add your code here
24
25     ; Return status of registers
26     POP {LR}
27     POP {R2 - R7}
28
29     ; Return to main code execution
30     BX LR
31
32 .endasmfunc
33 .align
34 .end
```

.def : function or variable created, accessed from other functions

.ref : external function/variable reference

.thumb: we are using thumb mode

.align2: in thumb mode, instructions are 16 bit rather than 32 bits

.text: start of code section

fletcher16: name of the function and works like a normal label

.asmfunc: starting a function rather than a label

Fletcher16 in C and Assembly

```

27 void main(void)
28 {
29     SysCtlClockSet(SYSCTL_SYSDIV_1 | SYSCTL_USE_OSC | SYSCTL_OSC_MAIN | SYSCTL_XTAL_16MHZ);
30
31     uint8_t magicSquare[SizeOfMagicSquare] = {2, 7, 6,
32                                               9, 5, 1,
33                                               4, 3, 8};
34
35     //uint16_t magicResult = fletcher16(magicSquare, SizeOfMagicSquare);
36     uint16_t magicResult = Fletcher16_C(magicSquare, SizeOfMagicSquare);
37     InitializeRGBLEDs(); // initialize the RGB LEDs
38
39     while(1)
40     {
41         DisplayResult(RED, magicResult);
42         SysCtlDelay(3000000);
43         TurnOffLEDs(RED);
44
45         DisplayResult(GREEN, magicResult);
46         SysCtlDelay(3000000);
47         TurnOffLEDs(GREEN);
48
49         DisplayResult(BLUE, magicResult);
50         SysCtlDelay(3000000);
51         TurnOffLEDs(BLUE);
52     }
53 }

```

// Magic Square

// Get Checksum

// Show the result in LEDs

```

57 uint16_t Fletcher16_C(uint8_t *data, uint8_t count){
58     uint16_t sum1 = 0;
59     uint16_t sum2 = 0;
60     uint16_t index = 0;
61     // main loop of Fletcher16
62     for(index = 0; index < count; ++index){
63         sum1 = (sum1 + data[index]) % 255;
64         sum2 = (sum2 + sum1) % 255;
65     }
66     return (sum2 << 8) | sum1;
67 }


```

```

1 ;*****
2 ; fletcher16.s
3 ; @author:
4 ; Assembly implementation of fletcher checksum
5 ;*****
6
7     .def fletcher16
8     .ref Modulus255
9
10    .thumb
11    .align 2
12    .text
13
14    fletcher16:
15        .asmfunc
16        ; Save state of registers to the stack
17        PUSH {R2 - R7} ; Only need to preserve registers 2-7, 7-12 not used
18        PUSH {LR}      ; Save link register state
19
20        MOV R7, R0      ; R0 contains the first parameter - pointer to the vector
21        MOV R4, R1      ; R1 contains the second parameter - size of the vector
22
23        ; add your code here
24
25        ; Return status of registers
26        POP {LR}
27        POP {R2 - R7}
28
29        ; Return to main code execution
30        BX LR
31
32    .endasmfunc
33    .align
34    .end

```

Checksum Output In LEDs



<i>data[i]</i>	sum1	sum2
2	2	2
7	9	11
6	15	26
9	24	50
5	29	79
1	30	109
4	34	143
3	37	180
8	45	225

Return (225 << 8) || 45



= 57645

= (1110000100101101)_b


Lab1b: Basic UART Communication

Fischer's Checksum
In Console

UART: Console I/O



UART: Initializing Console



```
42 void InitConsole(void)
43 {
44     SysCtlPeripheralEnable(SYSCTL_PERIPH_GPIOA);
45
46     // Step 1a: Configure RX function of GPIO pin PA0
47     // Step 1b: Configure TX function of GPIO pin PA1
48     // Hint: use the GPIOPinConfigure function
49
50     // Step 2: Enable peripheral (SYSCTL_PERIPH_UART0)
51
52     UARTClockSourceSet(UART0_BASE, UART_CLOCK_PIOSC); // clock set
53     GPIOPinTypeUART(GPIO_PORTA_BASE, GPIO_PIN_0 | GPIO_PIN_1); // following step 1
54     UARTStdioConfig(0, 115200, 16000000); // console config
55 }
```


UART: Console I/O Configuration

⇒ All UART functionalities are implemented

- See in the Board Support Package
- `uart.h` and `uart.c`

⇒ **We will only use UART for console I/O**


- In CCS, open the terminal (serial port)
- Find the COM port to which Tiva is connected
- Configure that COM port
 - Baud-rate: 115200
 - Data size: 8
 - Parity: none



UART (Universal Asynchronous Receiver Transmitter) Basics

⇒ UART communication

- Serial asynchronous communication
- Transmission of 8 bits serially
- Requires Tx-Rx agreement ahead-of-time
- Data rate < 115.2 Kbps



⇒ UART in Tiva

- 8 UART Tx/Rx pairs
- Programmable baud-rate generator
- Programmable FIFO trigger levels

⇒ Related documentations

- Tiva tm4c123gh6pm datasheet
 - Chapter 14
- These blogs
 - [UART basics](#)
 - [UART in Tiva C series](#)

Question / Comments / Suggestions?

