The ARM Architecture

EEL 4745C: Microprocessor Applications II Fall 2022

Md Jahidul Islam

July 10, 2022



The ARM Way: Background

\Rightarrow ARM the company vs ARM the processor

- A brief history of ARM: <u>Part I</u>, <u>Part II</u>
- Founded in 1990 as Advanced RISC Machines Ltd
 - Joint venture of Acorn Computers, Apple and VLSI Tech
 - TI and Nokia got onboard in early days
- Fabless company
 - Licenses design to other parties
 - AMD, Apple, NXP, Qualcomm, Samsung, TI
 - Loving the new M1 chips from Apple? See this video!
- See this talk from Dave Jaggar himself.









The ARM Way: RISC Features


⇒ RISC (Reduced Instruction Set Computer) vs CISC:

- RISC emphasizes on software with
 - Small number of standardised instructions
 - Single clock-cycle instructions
 - Highly pipelined, makes heavy use of RAM
- Why the fuzz?
 - \circ $\;$ Low power, compact, and low cost $\;$
 - No fan, no heat sinks
- Perfect choice for custom RTOS (Real-time OS)
 - Mobile devices, IoT devices
 - Robotics!

CISC	RISC
 Emphasis on hardware 	 Emphasis on software
Multiple instruction sizes and formats	Instructions of same set with few formats
• Less registers	 Uses more registers
More addressing modes	• Fewer addressing modes
• Extensive use of microprogramming	• Complexity in compiler
Instructions take a varying amount of cycle time	Instructions take one cycle time
Pipelining is difficult	• Pipelining is easy




The Big Picture



Regular OS	Real-time OS
Complex	Simple
Best effort	Guaranteed response
Fairness	Strict timing constraints
Average bandwidth	Minimum and maximum limits
Unknown components	Known components
Unpredictable behavior	Predictable behavior
Plug and play	Upgradable

OS is the software packages that manages all resources and hw-sw communication




Major components of a processor: CU, BIU, ALU, and Registers



EEL 4745C: Microprocessor Applications II



Arm Family of Processors





⇒ Cortex-A series (Application)

- High performance processors capable of full OS support
- Smartphones, digital TV, smart books

⇒ Cortex-R series (Real-time)

- High performance and reliability for real-time applications
- Automotive braking system, powertrains

⇒ Cortex-M series (Microcontroller)

- Cost-sensitive solutions for deterministic applications
- Microcontrollers, smart sensors





Arm Family of Processors



⇒ ARM Architecture

- ** Describes the details of instruction set, memory map, and programming model
- ** See the Architecture Reference Manual

⇒ ARM Processor


- ** Developed using one of the architectures
- ** With platform-specific implementation
- ** See the Technical Reference Manual



Arm Cortex-M Features

⇒ Cortex-M series: M0, M3, M4, M7, M22, M23


- Low cost, low power
- Fast interrupt response
- Inter-process communication
- Energy-efficiency
 - lower energy cost, longer battery life
- Smaller code (Thumb mode instructions)
 - Lower silicon costs
- Ease of use
 - Faster software development and reuse
 - Embedded and robotics applications







Arm Cortex-M Core Comparison




Cortex-M	Thumb	Thumb-2	HW MPY	HW DIV	Saturated math	DSP- exten sions	FPU	ARM architecture
Cortex-M0	Most	Subset	1 or 32 cycle	No	No	No	No	ARMv6-M <u>Von Neumann</u>
Cortex-M0+	Most	Subset	1 or 32 cycle	No	No	No	No	ARMv6-M <u>Von Neumann</u>
Cortex-M1	Most	Subset	3 or 33 cycle	No	No	No	No	ARMv6-M <u>Von Neumann</u>
Cortex-M3	Entire	Entire	1 cycle	2-12 cycles	Yes	No	No	ARMv7-M <u>Harvard</u>
Cortex-M4	Entire	Entire	1 cycle	2-12 cycles	Yes	Yes	Optional Yes for MSP432	ARMv7E-M <u>Harvard</u>



ARM Cortex-M4 Core

⇒ Implements ARMv7-M Architecture


- 32 bit RISC CPU with 16 integer registers
- Two instruction sets
 - ARM (Aarch32): 32 bit instructions, full access to register file
 - Thumb-2 (T32): 16 bit instructions, 12-cycle interrupt latency
- Optional Floating Point Unit (FPU)
- Two operating states
 - Privileged state: default state of CPU at reset
 - Non-privileged state: some instructions/memory N/A
- Two operating modes
 - Thread mode: standard mode (process stack / main stack)
 - Handler mode: interrupt (privileged mode, main stack)





9

Arm Cortex-M4 Instruction Architecture








Cortex-M4

Memory Map: Tiva (TM4C123)



⇒ Memory and I/O

- 256K flash memory, 64K RAM
- 43 I/O, 64 pins


⇒ Memory-mapped architecture

- Single, flat address space
- Instruction fetches are half-word aligned (16 bit)
- All addresses are physical addresses
- Unaligned accesses may trigger a fault (no MMU)
- The ARM Architecture is bi-endian
- Cortex-M4 is configured as little-endian (endianness)





Registers and EABI



⇒ EABI: Embedded Application Binary Interface

- Set of rules for register usage
- Important when combining C & Assembly code

⇒ Rules!

- Variable registers (r4-r11) are *callee* saved
- Scratch registers (r0-r3) are *caller* saved
 - Function arguments / returns
- Banked registers (msp/psp) must be accessed by special instructions
- Most Thumb2 instructions can only operate on lower half of register file (r0-r7)





Special Registers

Register	Name	Usage
IP (r12)	Intra-procedure call scratch register	Usage depends on tools and environment.
SP (r13)	Stack pointer	 Points to bottom of stack MSP: used when CPU is in privileged state PSP: used when CPU is in non-privileged state
LR (r14)	Link Register	Points to subroutine return address
PC (r15)	Program Counter	Points to next instruction

	-	<u>31 30 29</u>	28 27						0
-> DSB: Brogram Status Pogistor	APSR	NZC	VQ			I	Reserved	82	
\Rightarrow PSR: Program Status Register		31						8	0
	IPSR		Re	served				ISR_1	NUMBER
APSR: Application PSR		31		26 25	24		15 1	.0	0
IPSR: Interrupt PSR	EPSR	Reserv	7ed	ICI/IT	T Rese	erved	ICI/IT	Reserved	1
EPSR: Execution PSR	-	31 30 29	28 27	26 25	24		15 1	.08	0
	PSR	NZC	VQ	ICI/IT	T Rese	erved	ICI/IT	ISR_1	WMBER

13

Program Status Register (PSR)



Bit	Description
Ν	Negative Flag
Z	Zero Flag
С	Carry Flag
V	Overflow Flag
Q	DSP overflow and Saturation Flag
GE	Greater than or Equals Flag





Program Status Register (PSR)



Bit	Description
ICI	Interruptible-continuable instruction
IT	Execution state bits of the it instruction
Т	Thumb state bit (must be preserved as 1)





Thumb-2: Address Mode

Address Mode	Mnemonic	Instruction	Equivalence
Immediate	MOV R0, #1	Data within the instruction	R0 = 1
Indexed	LDR R0, [R1]	Data pointed by register	R0 = R1
Indexed with offset	LDR R0, [R1, #4]	Data indexed by register + offset	R0 = *(R1+4)
PC-relative	BL Incr	Location is offset relative to PC	Jump to label
Register-list	PUSH {R1, LR, R4-R7}	List of registers	Stack operation





Mnemonic	Instruction	Equivalence
LDR Rd, [Rn]	Load 32-bit memory at [Rn] to Rd	Rd = Rn
STR Rt, [Rn]	Store Rt to 32-bit memory at [Rn]	*Rn = Rt
LDR Rd, [R1, #n]	Load 32-bit memory at [Rn+n] to Rd	Rd = *(Rn+n)
STR Rt, [Rn, #n]	Store Rt to 32-bit memory at [Rn+n]	*(Rn+n) = Rt
MOV Rd, Rn	Move the value of Rn to Rd register	Rd = Rn
MOV Rd, #imm12	#imm12 (12-bit constant) holds the value M	Rd = M (32-bit)





Thumb-2: Basic Operations

Mnemonic	Instruction	Equivalence
ADD Rd, Rn, Rm	Standard addition operation	Rd = Rn+Rm
ADD Rd, Rn, #imm1	#imm12 (12-bit constant) holds the value M	Rd = Rn+M
SUB Rd, Rn, Rm	Standard subtraction operation	Rd = Rn-Rm
SUBS Rd, Rn, Rm	Subtraction operation + update status register	Rd = Rn-Rm
EOR Rd, Rn, Rm	Standard XOR (Exclusive OR) operation	Rd = Rn ^ Rm

What does meant by this instruction? **EORS** R1, R1, R1

Explore these instructions: ADC, SBC, AND, OR, LSL, LSR, MUL, CMP, BIC



Thumb-2: Branching

Mnemonic	Instruction	Explanation
B label	Branch	Branch to label
BX Rm	Branch and exchange	Branch indirect to location specified by Rm
BL label	Branch and link	Branch to subroutine at label
CMP Rt, Rd BNE label	Compare Rt and Rd Branch if Not Equal	Branch if Rt==Rd

Explore these instructions: **BE**, **BZ**, **BNZ**






Thumb-2: Conditioning

What is the final value of R0 ? MOV R0, #2 CMP R0, #3	Status of Flags	Instruction	Mnemoni c
ADDLT R0, R0, #1	Z==1	=	EQ
s the final value of R2 ?	Z==0	¥	NE
MOVS R0, #1 MOVS R1, #1	(Z==0) && (N==V)	≥	GE
MOVS R2, #1 SUB R1, R2	N==V	>	GT
BNE Label	(Z==1) (N!=V)	≤	LE
AND R2, R2, #0 _abel:	N!=V	<	LT
B Label			




Thumb-2: Stack Operations



⇒ PUSH/POP Multiple Registers

- **PUSH**: Registers are positioned in sorted order
- **POP**: values are loaded in sorted order





Lab1a: LED Interfacing & I2C


TI LP3943 LED Driver








Lab 1a: Interfacing LED Driver





⇒ Bonus Point!

+1

• If you can dim the LEDs in any pattern!






TI LP3943 LED Driver

- ⇒ Independently control 16 LEDs
- ⇒ Two Internal PWM controls
 - Four led select registers (LSn)
 - Two prescaler registers (PSCn)
 - Two PWM registers (PWMn)
 - Versatile duty-cycle control
- ⇒ I2C interface to MCU
- ⇒ Applications
 - Digital cameras, indicator lamps
 - GPIO expander in toys

⇒ More at http://www.ti.com/lit/ds/symlink/lp3943.pdf





LP3943 Configuration

LED CONTROLON LSH registers							
7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
В1	в0	B1	в0	B1	в0	В1	в0
LE	D3	LE	D2	LE	D1	LED0	

IED control on ISn registers

The LSO Register (address 0x06)

B1B0Configuration00Output is high impedance (LED is off)01Output set to ON state10Use PWM0/PSC0 for waveform11Use PWM1/PSC1 for waveform

LED output modes

Duty Cycle control in PWMn

l ii	n PW	/Mn		• F	requ	ency	cont	rol in	n PSC	Cn	
3	2	1	0	7	6	5	4	3	2	1	0

7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The PWM0 Register (address 0x03)

The PSC0 Register (address 0x02)

⇒ PWMn and PSCn are integer registers: 8 bit PWM / 256 steps


 \Rightarrow Waveform period can range from 0.625 ms to 1.6 s; formula: T = (PSCn + 1)/160




EEL 4745C: Microprocessor Applications II

LP3943 Configuration ++

- LEDs 0 to 7,1 Hz, 25%
- LEDs 8 to 12, 5 Hz, 25%
- LEDs 13 to 15 off







LED Driver Header

CCS_Tiva - Lab1a_RGB_LED/RGBLedDriver.c - Code Composer Studio	1	#ifn
File Edit View Navigate Project Run Scripts Window Help	2	#def
😁 • 🗑 😨 🚸 • 🚇 • 🔦 • 🖉 • 🔡 🗐 🏷 💞 🖕 - 🔿	. 3	
	4	#inc
Project Explorer 🛛 📄 🗳 🏹 🕴 🗖	1 5	
> 🔛 blink	6	uint
> 📛 Lab0_Blink	7	uint
> 🚰 lab1a	8	
✓ Lab1a_RGB_LED [Active - Debug]	9	type
> 🕍 Binaries	10	
✓ m Includes	11	
> 🕒 C:/ti/ccs1110/ccs/tools/compiler/ti-cgt-arm_20.2.5.LTS/include	12	
> 🕒 C:/ti/tivaware_c_series_2_1_4_178	13	} ui
🕒 Lab1a_RGB_LED	14	
🕒 Lab1a_RGB_LED/BoardSupport	15	//Tu
> 🗁 BoardSupport	16	void
> 🔁 Debug	17	
> c I2CDriver.c	18	//In
> h I2CDriver.h	19	void
> c main.c	20	
> C RGBLedDriver.c	21	// T
> h RGBLedDriver.h	22	void
> c tm4c123gh6pm_startup_ccs.c	23	
> 🍃 tm4c123gh6pm.cmd	24	#end

```
fndef RGBLEDDRIVER H
                                        RGBLEDDriver.h
efine RGBLEDDRIVER H
clude <stdint.h>
t32_t REGISTER_LEDS;
t32 t LEDShiftTemp;
pedef enum device{
 BLUE = 0,
 GREEN = 1,
 RED = 2
int_desig;
Turn LEDs on or off
id LP3943_LedModeSet(uint32_t unit, uint16_t LED_DATA);
Initializes the LEDs
id InitializeRGBLEDs();
Turns LEDs off
id TurnOffLEDs(uint_desig_color);
dif /* RGBLEDDRIVER_H_ */
```



LED Driver Functions

CCS_Tiva - Lab1a_RGB_LED/RGBLedDriver.c - Code Composer Studio File Edit View Navigate Project Run Scripts Window Help	<pre>22 void LP3943_LedModeSet(uint32_t color, uint16_t LED_DATA) 23 {</pre>				
	<pre>24 // Step 1: Set "SlaveAddress" for all colors 25 // Hint: use the SetSlaveAddress function 26</pre>				
Project Explorer 🛛 🔲 🛱 🍟 🖾	27 // Step 2: Convert LED_DATA				
> 🚰 blink > 🚰 Lab0_Blink	<pre>28 29 // Send out LS register address 30 StartTransmission(0x16); </pre>				
> 🚰 lab1a ✓ 🛱 Lab1a_RGB_LED [Active - Debug] > ﷺ Binaries 	<pre>31 32 // Step 3: Send out LED Data 33 // Hint: use the ContinueTransmission function</pre>				
 Includes C:/ti/ccs1110/ccs/tools/compiler/ti-cgt-arm_20.2.5.LTS/include 	34 35 // End communication 36 EndTransmission();				
> 🔑 C:/ti/tivaware_c_series_2_1_4_178 🖆 Lab1a_RGB_LED 🔑 Lab1a_RGB_LED/BoardSupport	<pre>37 } 38 39 void TurnOffLEDs(uint_desig color)</pre>				
> 🗁 BoardSupport > 🍋 Debug	<pre>40 { 41 LP3943_LedModeSet(color, 0x0000); 42 }</pre>				
> C I2CDriver.c	43 44 void InitializeRGBLEDs()				
> c main.c	45 { 46 // Step 1: initialize I2C				
 RGBLedDriver.h tm4c123gh6pm_startup_ccs.c 	<pre>47 48 // Step 2: turn off LEDs (Red, Green, and Blue) 49 }</pre>				
> im4c123gh6pm.cmd					




I2C (Inter-Integrated Circuit) Basics

 \Rightarrow Designed for low-cost, medium data rate applications.

- In Phillips Semiconductor, 1980s
- Characteristics:
 - Serial, byte-oriented, bi-directional
 - Multiple slave/master communication

⇒ I2C data link layer

- Master transmit/receive & Slave transmi
- Every device has an unique address
 - 7 bits in address
 - 8th bit of address signals read (1) or write (0)
- ⇒ I2C physical layer
 - Serial data line (SDA) and serial clock line (SCL)
 - Open collector/drain drivers (default state high)
 - No global master for clock





FLORIDA

I2C Data Format

⇒ Clock Synchronization


- Master generates its own clock on SCL
- Clock synchronization uses wired-AND

⇒ Bus Arbitration

- Master may start sending if bus free
- Sender listens while sending
- Test SDA while SCL high
- Transmit 1 and hear 0 on SDA


⇒ Data Transfer

- Send 8-bit byte (MSB first)
- Each byte followed by acknowledge bit
- Master releases SDA(high) during ack
- Slave must pull SDA low during ack





I2C In Tiva C



⇒ Bi-directional data transfer through a two-wire design

- Serial data line (SDA) and serial clock line (SCL)
- ⇒ Four I2C modes
 - Master transmit, Master receive
 - Slave transmit, Slave receive
- \Rightarrow Four transmission speeds


⇒ Related documentations

- Tiva tm4c123gh6pm datasheet
 - Chapter 16
- These blogs
 - o <u>I2C basics</u>
 - I2C in Tiva C series



31

Enabling I2C Communication



- ⇒ Most functionalities are already implemented
 - See in the Board Support Package
 - I2C.h and I2C.c

⇒ Device-specific functions

- I2CDriver.c and I2CDriver.h
- You need to know how to initialize and use I2C communication given the backbone!
 - Initialize I2C
 - Start transmission given data
 - Continue transmission given data
 - End transmission



Enabling I2C Communication ++

1	<pre>#ifndef I2CDRIVER_H_</pre>				
2	#define I2CDRIVER_H_				
3					
4	<pre>// Initializes I2C module</pre>				
5	<pre>void InitializeI2C(void);</pre>				
6					
7	<pre>// Set slave address</pre>				
8	<pre>8 void SetSlaveAddress(uint16_t address);</pre>				
9					
10	// Start transmission				
11	<pre>void StartTransmission(uint16_t data);</pre>				
12					
13	<pre>// Continue transmission</pre>				
14	<pre>void ContinueTransmission(uint?</pre>	16_t data);			
15					
16	<pre>// End transmission</pre>				
17	<pre>void EndTransmission(void);</pre>				
18					
19					
20	<pre>#endif /* I2CDRIVER_H_ */</pre>				

10	void InitializeI2C(void)	
11	{	
12	<pre>// Initialize I2C communication</pre>	
13	<pre>// Hint: enable peripheral/GPIO and initialize clock</pre>	
14	}	
15	I2CDriver.c	2
16	<pre>void SetSlaveAddress(uint16_t address)</pre>	1
17	{	
18	<pre>I2CMasterSlaveAddrSet(I2C0_BASE, address, false);</pre>	
19	<pre>I2CSlaveInit(I2C0_BASE, address);</pre>	
20	}	
21		
22	<pre>void StartTransmission(uint16_t data)</pre>	
23	{	
24	<pre>I2CMasterDataPut(I2C0_BASE, data);</pre>	
25	<pre>I2CMasterControl(I2C0_BASE, I2C_MASTER_CMD_BURST_SEND_START);</pre>	
26	<pre>while(!(I2CSlaveStatus(I2C0_BASE) & I2C_SLAVE_ACT_RREQ));</pre>	
27	<pre>I2CSlaveDataGet(I2C0_BASE);</pre>	
28	<pre>while(I2CMasterBusy(I2C0_BASE));</pre>	
29	}	
30		
31	<pre>void ContinueTransmission(uint16_t data)</pre>	
32	{	
33	<pre>// Add the functionlity for continueing data transmission</pre>	
34	// Hint:	
35	<pre>// - it should be very similar to the StartTransmission function</pre>	
36	<pre>// - understand how StartTransmission works and adjust it!</pre>	
37	}	
38		
39	void EndTransmission(void)	
10		
11	<pre>I2CMasterControl(I2C0_BASE, I2C_MASTER_CMD_BURST_SEND_STOP);</pre>	
12	}	



33

Lab1b: Linking Assembly Functions


Fischer's Checksum In **C** and **Assembly**








Lab 1b: Linking Assembly Functions







35 UF |UNIVERSITY of FLORIDA

Fletcher16 Checksum in C

57	<pre>uint16_t Fletcher16_C(uint8_t *data, uint8_t count){</pre>
58	<pre>uint16_t sum1 = 0;</pre>
59	uint16_t sum2 = 0;
60	<pre>uint16_t index = 0;</pre>
61	// main loop of Fletcher16
62	<pre>for(index = 0;index < count; ++index){</pre>
63	<pre>sum1 = (sum1 + data[index]) % 255;</pre>
64	sum2 = (sum2 + sum1) % 255;
65	}
66	<pre>return (sum2 << 8) sum1;</pre>
67	}

⇒ MagicSq = {2, 7, 6, 9, 5, 1, 4, 3, 8}

 \Rightarrow Fletcher16_C (MagicSq, 9) = ?

	2	7	6	→ 15
	9	5	1	→ 15
	4	3	8	→ 15
15	↓ 15	↓ 15	↓ 15	15

data[i] sum1		sum2
2	2	2
7	9	11
6	15	26
9	24	50
5	29	79
1	30	109
4	34	143
3	37	180
8	45	225

Return (225 << 8) || 45

= 57645

 $= (1 \ 1 \ 1 \ 0 \ 0 \ 0 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1)_{h}$




Fletcher16 in Assembly

1	******	lelejejejejejejejejejejejejejejejejejej					
2	; fletcher16.s						
3	; @author:						
4	; Assembly implemention of	; Assembly implemention of fletcher checksum					
5	****	halalalalalalalalalalalalalalalalalalal					
6							
7	.def fletcher16						
8	.ref Modulus255						
9							
10	.thumb						
11	.align 2						
12	.text						
13							
14	fletcher16:						
15	.asmfunc						
16	; Save state of reg	gisters to the stack					
17	PUSH {R2 - R7} ; (Only need to preserve registers 2-7, 7-12 not used					
18	PUSH {LR}	; Save link register state					
19							
20	MOV R7, RØ	; R0 contains the first parameter - pointer to the vector					
21	MOV R4, R1	; R1 contains the second parameter - size of the vector					
22							
23	; add your code he	re					
24							
25	; Return status of	registers					
26	POP {LR}						
27	POP {R2 - R7}						
28							
29	; Return to main co	ode execution					
30	BX LR						
31							
32	.endasmfunc						
33	.align						
34	. end						

.def : function or variable created, accessed from other functions .ref : external function/variable reference .thumb: we are using thumb mode .align2: in thumb mode, instructions are 16 bit rather than 32 bits .text: start of code section fletcher16: name of the function and works like a normal label .asmfunc: starting a function rather than a label




Fletcher16 in C and Assembly





Checksum Output In LEDs



 $= (1 1 1 0 0 0 0 1 0 0 1 0 1 1 0 1)_{b}$



UF FLORIDA

Lab1b: Basic UART Communication


Fischer's Checksum In Console







UART: Console I/O



- 0 21 void InitConsole(void); // Initialize Console UART from TIVA SDK 22 uint16 t Fletcher16 C(uint8 t *data. uint8 t count); // C function (for testing) SysCtlClockSet(SYSCTL_SYSDIV_1 | SYSCTL_USE_OSC | SYSCTL_OSC_MAIN | SYSCTL_XTAL_16MHZ); uint16_t magicResult = Fletcher16_C(magicSquare, SizeOfMagicSquare); UARTprintf("Magic Square Checksum: %2d", magicResult): 🖳 🔜 🚱 📑 🚍 🔻 📬 👻 🗇 🗇 👘 Problems 😲 Advice 🚍 Memory Allocation E COM7 S Magic Square Checksum: 57645 Smart Insert 21:66:472 8



41

UART: Initializing Console

 CCS_Tiva - Code Composer Studio File Edit View Navigate Project Run Scripts Window Help □ ▼ □ □ □ ↓ ▼ □ □ ↓ ▼ ○ ▼ ○ ○ 	1	
Project Explorer ⊠ □		
 Josephalo radia Josephalo ra	42 VO 43 { 44 45 46 47 48 49 50 51 52 53 54 55	<pre>SysCtlPeripheralEnable(SYSCTL_PERIPH_GPIOA); // Step 1a: Configure RX function of GPIO pin PA0 // Step 1b: Configure TX function of GPIO pin PA1 // Hint: use the GPIOPinConfigure function // Step 2: Enable peripheral (SYSCTL_PERIPH_UART0) UARTClockSourceSet(UART0_BASE, UART_CLOCK_PIOSC); // clock set GPIOPinTypeUART(GPI0_PORTA_BASE, GPI0_PIN_0 GPI0_PIN_1); // following step 1 UARTStdioConfig(0, 115200, 16000000); // console config</pre>
 > c main.c > c tm4c123gh6pm_startup_ccs.c > w tm4c123gh6pm.cmd 		



UART: Console I/O Configuration

⇒ All UART functionalities are implemented

- See in the Board Support Package
- uart.h and uart.c

\Rightarrow We will only use UART for console I/O

- In CCS, open the terminal (serial port)
- Find the COM port to which Tiva is connected
- Configure that COM port
 - Baud-rate: 115200
 - Data size: 8
 - Parity: none

Choose term	inal:	Serial Terminal		~
Settings				
Serial port:	CO	M7		~
Baud rate:	115	200		~
Data size:	8			~
Parity:	None			~
Stop bits:	1			~
Encoding:	Defa	ult (ISO-8859-1)		~




UART (Universal Asynchronous Receiver Transmitter) Basics

⇒ UART communication

- Serial asynchronous communication
- Transmission of 8 bits serially
- Requires Tx-Rx agreement ahead-of-time
- Data rate < 115.2 Kbps

UART Communication



⇒ UART in Tiva

- 8 UART Tx/Rx pairs
- Programmable baud-rate generator
- Programmable FIFO trigger levels

⇒ Related documentations

- Tiva tm4c123gh6pm datasheet
 - Chapter 14
- These blogs
 - UART basics
 - UART in Tiva C series





Question / Comments / Suggestions?





